From Postalis Bichara, 5 Months ago, written in SystemVerilog IEEE 1800-2009(draft8).
  1. .